Research output per year
Research output per year
Personal profile
About
Dr. Purab Ranjan Sutradhar joined Boise State University in 2024 as an assistant professor with the Department of Electrical and Computer Engineering. He earned his Ph.D. in electrical and computer engineering from the Rochester Institute of Technology in the Spring of 2024. His B.S. in electrical and electronic engineering he earned at the Bangladesh University of Engineering and Technology in 2017. Dr. Sutradhar's primary area of research is memory-centric computing for AI and cybersecurity applications. His future research goal is to pioneer memory-centric computing for both data-center computing, as well as, low-power and edge computing applications.
Fingerprint
Dive into the research topics where Purab Ranjan Sutradhar is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
3D-PLANE: A 3D-stacked DRAM-based Programmable SLM Accelerator Capable of Near-Memory and Energy-Efficient Parallel Processing
Bavikadi, S., Sutradhar, P. R., Thangellamudi, J. & Manoj Pudukotai Dinakarrao, S., 29 Jun 2025, GLSVLSI 2025 - Proceedings of the Great Lakes Symposium on VLSI 2025. p. 540-546 7 p. (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Open Access2 Scopus citations -
BrIM: A Branching In-Memory Accelerator
Maczynski, S., Ganguly, A., Indovina, M., Sutradhar, P., Manoj Pudukotai Dinakarrao, S. & Bavikadi, S., 29 Jun 2025, GLSVLSI 2025 - Proceedings of the Great Lakes Symposium on VLSI 2025. p. 982-989 8 p. (Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Open Access -
3DL-PIM: A Look-Up Table Oriented Programmable Processing in Memory Architecture Based on the 3-D Stacked Memory for Data-Intensive Applications
Sutradhar, P. R., Bavikadi, S., Pudukotai Dinakarrao, S. M., Indovina, M. A. & Ganguly, A., Jan 2024, In: IEEE Transactions on Emerging Topics in Computing. 12, 1, p. 60-72 13 p.Research output: Contribution to journal › Article › peer-review
11 Scopus citations -
A Programmable Look-up Table-based Processing in Memory Architecture for Massively Parallel, Energy-Efficient Processing of Data-intensive Applications within DRAM
Sutradhar, P. R., 29 May 2024Research output: Types of Thesis › Doctoral thesis
Open AccessFile63 Downloads (Pure) -
ReApprox-PIM: Reconfigurable Approximate Lookup-Table (LUT)-Based Processing-in-Memory (PIM) Machine Learning Accelerator
Bavikadi, S., Sutradhar, P. R., Indovina, M. A., Ganguly, A. & Pudukotai Dinakarrao, S. M., Aug 2024, In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 43, 8Research output: Contribution to journal › Article › peer-review
11 Scopus citations
-
-
-
36th IEEE International System-On-Chip Conference (SOCC 2023) Service and Awards (External organization)
Sutradhar, P. R. (Member)
2000 → 1 Jan 2023Activity: Membership › Membership of network
-
-