Abstract
Through wafer interconnects (TWIs) enable vertical stacking of integrated circuit chips in a single package. A complete process to fabricate TWIs has been developed and demonstrated using blank test wafers. The next step in integrating this technology into 3D microelectronic packaging is the demonstration of TWIs on wafers with preexisting microcircuitry. The circuitry must be electrically accessible from the backside of the wafer utilizing the TWIs; the electrical performance of the circuitry must be unchanged as a result of the TWI processing; and the processing must be as cost effective as possible. With these three goals in mind, several options for creating TWIs were considered. This paper explores the various processing options and describes in detail, the final process flow that was selected for testing, the accompanying masks that were designed, the actual processing of the wafers, and the electrical test results.
| Original language | American English |
|---|---|
| Journal | IEEE Transactions on Advanced Packaging |
| DOIs | |
| State | Published - 1 Feb 2008 |
Keywords
- integrated circuit interconnections
- wafer level packaging
EGS Disciplines
- Electrical and Computer Engineering
Fingerprint
Dive into the research topics of 'Integrating Through-Wafer Interconnects with Active Devices and Circuits'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver