Reconfigurable Threshold Logic Gates Using Memristive Devices

Adrian Rothenbuhler; Thanh Tran; Elisa H. Barney Smith; Vishal Saxena; Kristy A. Campbell

doi:10.3390/jlpea3020174

Reconfigurable Threshold Logic Gates Using Memristive Devices

Adrian Rothenbuhler
, Thanh Tran
, Elisa H. Barney Smith
, Vishal Saxena
, Kristy A. Campbell

Electrical Engineering Department

Boise State University

Research output: Contribution to journal › Article › peer-review

27 Scopus citations

9 Downloads (Pure)

Abstract

We present our design exploration of reconfigurable Threshold Logic Gates (TLG) implemented using silver–chalcogenide memristive devices combined with CMOS circuits. Results from simulations and physical circuits are shown. A variety of linearly separable logic functions including AND, OR, NAND, NOR have been realized in discrete hardware using a single-layer TLG. The functionality can be changed between these operations by reprogramming the resistance of the memristive devices.

Original language	American English
Journal	Journal of Low Power Electronics and Applications
DOIs	https://doi.org/10.3390/jlpea3020174
State	Published - 1 Jun 2013

Keywords

memristors
reconfigurable circuits
threshold logic gates

EGS Disciplines

Electrical and Computer Engineering

Access to Document

10.3390/jlpea3020174License: Unspecified

Reconfigurable Threshold Logic Gates Using Memristive DevicesFinal published version, 7.53 MBLicense: Unspecified

Cite this

@article{b6165dace8114064ba806e74593e7498,

title = "Reconfigurable Threshold Logic Gates Using Memristive Devices",

abstract = " We present our design exploration of reconfigurable Threshold Logic Gates (TLG) implemented using silver{\textendash}chalcogenide memristive devices combined with CMOS circuits. Results from simulations and physical circuits are shown. A variety of linearly separable logic functions including AND, OR, NAND, NOR have been realized in discrete hardware using a single-layer TLG. The functionality can be changed between these operations by reprogramming the resistance of the memristive devices.",

keywords = "memristors, reconfigurable circuits, threshold logic gates",

author = "Adrian Rothenbuhler and Thanh Tran and \{Barney Smith\}, \{Elisa H.\} and Vishal Saxena and Campbell, \{Kristy A.\}",

year = "2013",

month = jun,

day = "1",

doi = "10.3390/jlpea3020174",

language = "American English",

}

TY - JOUR

T1 - Reconfigurable Threshold Logic Gates Using Memristive Devices

AU - Rothenbuhler, Adrian

AU - Tran, Thanh

AU - Barney Smith, Elisa H.

AU - Saxena, Vishal

AU - Campbell, Kristy A.

PY - 2013/6/1

Y1 - 2013/6/1

N2 - We present our design exploration of reconfigurable Threshold Logic Gates (TLG) implemented using silver–chalcogenide memristive devices combined with CMOS circuits. Results from simulations and physical circuits are shown. A variety of linearly separable logic functions including AND, OR, NAND, NOR have been realized in discrete hardware using a single-layer TLG. The functionality can be changed between these operations by reprogramming the resistance of the memristive devices.

AB - We present our design exploration of reconfigurable Threshold Logic Gates (TLG) implemented using silver–chalcogenide memristive devices combined with CMOS circuits. Results from simulations and physical circuits are shown. A variety of linearly separable logic functions including AND, OR, NAND, NOR have been realized in discrete hardware using a single-layer TLG. The functionality can be changed between these operations by reprogramming the resistance of the memristive devices.

KW - memristors

KW - reconfigurable circuits

KW - threshold logic gates

UR - https://scholarworks.boisestate.edu/electrical_facpubs/224

U2 - 10.3390/jlpea3020174

DO - 10.3390/jlpea3020174

M3 - Article

JO - Journal of Low Power Electronics and Applications

JF - Journal of Low Power Electronics and Applications

ER -

Reconfigurable Threshold Logic Gates Using Memristive Devices

Abstract

Keywords

EGS Disciplines

Access to Document

Other files and links

Fingerprint

Cite this