Spatiotemporal pattern detection, generation, and computation with circuits

Robert C. Ivans, Kurtis D. Cantley

Research output: Contribution to journalArticlepeer-review

Abstract

Implementations of neurons, delays, and synapse circuits are presented with simulations. These neural elements are used to create two small spiking neural networks, the Rate-Window and Order-Biased clusters, which are capable of detecting simple two-spike spatiotemporal patterns. A simple pattern detecting network (SPDN) is created by combining the Rate-Window and Order-Biased clusters, where clusters are small spiking neural networks, and its simple pattern detection ability is demonstrated in simulation. The SPDN is used to implement a complex pattern detecting network (CPDN) and its complex pattern detection ability is demonstrated in simulation. Methods for generating arbitrary spatiotemporal patterns are presented. The CPDN and spatiotemporal pattern generation methods are then used to implement a novel spatiotemporal computing paradigm based on detecting and responding to spatiotemporal symbols. A simulation of a spatiotemporal half adder is presented to demonstrate the computing paradigm.

Original languageEnglish
JournalNeural Computing and Applications
DOIs
StateAccepted/In press - 2025

Keywords

  • Spatiotemporal computation
  • Spiking networks
  • Time delays

Fingerprint

Dive into the research topics of 'Spatiotemporal pattern detection, generation, and computation with circuits'. Together they form a unique fingerprint.

Cite this